Abstract-This paper describes the modeling, design, and fabrication of quarter-micrometer double delta-doped AlGaAs/InGaAs charge-coupled devices (CCDs) whose epitaxial layers and geometry were based around the device structure of commercial pHEMTs. A quasi-2-D physical model has been developed to investigate the properties of this novel 2-D electron gas CCD. This physical model allows the characteristics of the InGaAs transport channel as well as the dc characteristics of the device to be predicted within a reasonable amount of time. This model also shows how "individual" charge packets can be controllably transferred through the device when appropriate clocking voltages are applied to the gates of the CCD. This capacitive gate structure device is then shown to be successfully fabricated using established GaAs heterostructure fabrication techniques to ensure good repeatability. The dc characteristics of the fabricated CCD delay line are included.
I. INTRODUCTION
C HARGE-COUPLED devices (CCDs) are currently widely used in commercial and scientific imaging devices. Silicon-based buried channel and surface channel CCDs are best suited for these low-frequency applications as the technology is well established. But, for microwave frequency applications, alternative device structures such as heterojunction CCDs [1] - [5] will have to be considered. Heterostructure CCDs are preferred over silicon-or gallium-arsenide-based structures because of the higher electron mobility and higher saturation velocity of carriers in the transport channel of these structures. It has previously been reported that heterostructure CCDs are limited only by the saturation velocity of the carriers, which results in an upper frequency limit of approximately 40 GHz [1] .
This paper will present a detailed analysis of novel CCD structures that were designed around the epitaxial and geometrical structure of commercial pHEMTs. These structures can then be designed to function as a shift register or a delay line. Realizing a clocked monolithic microwave integrated circuit (MMIC) delay line is of particular interest as it is a key element in the architecture of a tunable MMIC charge transversal filter. These tunable MMIC filters would find many uses in microwave frequency applications such as personal mobile communication devices and in the front end of agile radar communication systems which are always striving to integrate as many components as possible into a small area. This device would allow the comparatively space consuming filtering components to be replaced by integrating them into the existing MMICs found in these devices. These tunable MMIC filters would be cost effective as they could be made using existing GaAs fabrication technology, thus negating the need for separate and expensive fabrication lines.
The quasi-2-D physical model, which is developed in this paper, allows the dependence of the device's behavior on the geometrical and epitaxial buildup of the CCD to be predicted within a few minutes. This then removes the need for timeconsuming and expensive experimental fabrication processes prior to arriving at a viable prototype design.
II. DEVICE ARCHITECTURE AND OPERATION
The simplified structure and the band diagram of two different double delta-doped heterostructure CCDs, which represent a development and improvement on the buried channel heterojunction CCD reported in [1] , are shown in Fig. 1 (first structure) and Fig. 2 (second structure). These two structures have almost identical epitaxial layers with the main difference between them being the location of the Schottky gate contacts. The gate contacts in Fig. 1 are grown on top of an n-type GaAs layer, whereas in Fig. 2 , the gate contacts are grown on top of an undoped AlGaAs layer.
From these diagrams, it can be seen that the layer structure and geometrical layout of these devices are extremely similar to that of a double delta-doped pseudomorphic HEMT. In the case of the heterostructure CCDs, the length of the gate electrodes is 0.25 µm, and its chosen gate width is 100 µm. The length of the interelectrode gap is 1.95 µm for the first structure and 0.8 µm for the second structure. Special care has to be taken when the length of the gate contacts is chosen, as this directly affects the time constants of the charge transfer mechanisms [6] . The quarter-micrometer gates described in this paper are 0018-9383/$25.00 © 2007 IEEE ideal for rapid charge transfer (by large fringing fields and thermal diffusion), making them optimum for high-frequency operations.
The InGaAs transport layer is sandwiched between two AlGaAs spacer layers for increased mobility of the carriers. The first n-type doped (> 10 18 cm −3 ) AlGaAs region is located above the first spacer layer, and the second doped layer is buried below the second spacer region. The device is completed with ohmic contacts located at the beginning and at the end of the structure. Charge confinement in the transport layer is important in order to ensure that the device has good charge transfer efficiency.
Conventionally, the analysis of any new CCD structure begins by obtaining an equation that relates the channel potential in the device to the charge packet density in the channel and to the applied gate voltage as it is the "formation and destruction" of potential wells in the device that provides the mechanism of charge transfer. Under the assumption that channel quantization effects can be neglected, a 1-D Poisson's equation is solved in order to obtain a simplified approximation of the 2-D electron gas CCD (2DEG-CCD)'s channel potential beneath a single Schottky gate. The approximated channel potential equation for the first device structure is found to be as follows: By using a similar approach, the approximated channel potential equation for the second structure is given as follows:
where d G is the thickness of the doped GaAs layer, d i1 is the thickness of the undoped AlGaAs layer, d d1 is the thickness of the first delta-doped AlGaAs layer, d 01 is the thickness of first spacer layer, d C is the thickness of the transport layer, d 02 is the thickness of second spacer layer, d d2 is the thickness of the second delta-doped AlGaAs layer, φ B is the Schottky barrier height, ε G is the dielectric permittivity for GaAs, ε I is the dielectric permittivity for InGaAs, ε A is the dielectric permittivity for AlGaAs, ∆E C is the conduction band discontinuity, V G is the gate voltage, and Q C is the electron channel density per unit area. The maximum charge capacity in a potential well for these device structures can be obtained from these two equations. For the structure in Fig. 1 , the potential well's maximum charge capacity is found to be
and for the structure in Fig. 2 , the potential well's maximum charge capacity is found to be
where Vg ON1 and Vg ON2 are the maximum achievable positive gate voltages which are normally determined by the Schottky gate contacts (approximately 0.7 V), and Vg OFF1 and Vg OFF2 are the pinch-off voltages of the first and second device structures, respectively. Charge packets in a 2DEG-CCD are normally attracted to wells of higher potential, and as these wells fill up, their potential level reduces accordingly, and vice versa, as can be derived from (1) and (2). These equations can be used to plot "potential well" diagrams, as shown in Fig. 3 . At time t 1 , the channel potential beneath gates G1 and G+ becomes sufficiently positive to attract charge from beneath the input ohmic contact. Then, at time t 2 , the signal charge collected beneath gate G+ gets transferred to the right due to the changing potential beneath these gates. The signal charge beneath gate G+ does not spill back into the potential well beneath the input ohmic contact at time t 2 because of the barrier formed by gate G1 (G+ is driven with a clocking signal that has a bigger peak voltage).
The amount of charge that gets transferred forward depends on the amplitude of the input signal. At the next clock cycle, t 3 , the signal charge gets transferred to gate C1 and then becomes evenly distributed between gates C1 and C2 during time t 4 . At time t 5 , the entire process repeats itself with more charge packets being acquired from beneath the input ohmic gate. The original charge packet in the CCD gets transferred through the device as it is clocked until it is extracted from the output using a source follower setup, as described in [7] .
III. QUASI-2-D PHYSICAL MODEL
The physical structures shown in Figs. 1 and 2 were simulated using a modified version of a quasi-2-D pHEMT model (the Leeds Physical Model [8] - [10] ) to verify the operation of the design. The input data include information about the process, the delta-doping levels in the structure, and the cross-sectional geometry. The charge-control model for this simulation self-consistently solves coupled 2-D Poisson and time-independent Schrödinger equations in order to obtain accurate distributions of the electric field and potential contours in the device's active channel according to the physical parameters (planar or recessed gate structures, number of doped layers) of the device. Once this model has obtained a solution to the coupled Poisson-Schrödinger equations, the results are then stored in lookup tables which are then referenced, when the transport model is solved along the channel of the CCD. The transport model is based on a very fast numerical solution of the continuity, energy, and momentum conservation equations which also take account of hot electron transport in these submicrometer gated structures. The transport properties for the materials used in the device were obtained from Monte Carlo simulations and take account of the temperature, doping density, mole fraction, and electron energy. Key parameters such as Fig. 3 . Formation of the potential wells in a simplified 2DEG-CCD. These wells are depicted by different snapshots in time (t 1 -t 6 ) when a three-phase clocking scheme is applied. G+ is a clock signal which is in phase with clock G1 but with different peak voltages. the energy relaxation time as a function of electron energy are extracted from these data. It was found in the original research on HEMT modeling [10] that a quasi-2-D approach remains an accurate means of analyzing these structures, where the electric field in the undepleted conducting channel is assumed to be 1-D while retaining a 2-D description of the depleted regions of the device. As the model is based upon a fast, accurate, and robust solution algorithm, the simulation time is extremely short and can be completed within minutes on a personal computer. A much more detailed description on the workings of this quasi-2-D pHEMT model can be found in [9] , [11] , and [12] .
A major change that was made to the basic quasi-2-D pHEMT model was the introduction of additional Schottky contacts. For example, an additional gate contact converts this model into a dual-gated one (an initial step toward multigated models of the CCD). It should be noted that practical CCDs usually consist of a large number of gate contacts (> 30 gates). But, for this modeling work, initially only two gates were considered, as it greatly shortens the overall simulation time while providing a valuable insight into how the chosen epitaxial layers and geometrical layout affect the dc and channel characteristics of the final CCD.
A. DC Characteristics
The simulated dc characteristics of the dual gate CCDs are shown in Figs. 4 and 5 . The I-V characteristics in Fig. 4 show that the first device structure only pinches off when the gate biases exceed approximately −2.7 V, whereas the I-V curves in Fig. 5 show that the second device structure pinches off at much lower gate voltages (approximately −1.0 V). In Fig. 5 , it is shown that each gate independently influences the overall amount of charge that travels through the device.
Due to the larger than normal pinch-off voltage of the first device structure (Fig. 4) , it was decided that the second device structure is more suitable for CCD operations, as it is less prone to suffer from OFF-state breakdown issues. These issues will be addressed in Section V. The charge transfer process in the second device structure is discussed in the following section.
B. Charge Transfer
Most pHEMT models place more emphasis on the dc characteristics of the device. But, in this modified quasi-2-D model, more emphasis is placed on the relationship between the "potential wells" in the channel and the charge in the channel. The purpose of this simulation is to describe the charge transfer process that occurs in the transport channel, thus validating this device structure as a possible CCD delay line. The relationship between the "potential wells" and the charge in the channel is shown in Figs. 6 and 7 under a variety of gate bias conditions. In Fig. 6 , when a more positive voltage is applied to the first gate, this causes a deeper potential well to form beneath it. In contrast, the second gate has a more negative gate bias thus acting as a barrier to the flow of electrons, effectively constraining the charge packet to remain beneath the first gate contact. In Fig. 7 , even though a deeper potential well forms beneath the second gate, no charge packets are attracted to this well due to the barrier created by the shallower potential well beneath the first gate electrode. These diagrams show that by applying the appropriate voltages to the gate contacts, the transfer of the "individual" charge packets can be accurately controlled. The main significance of these two results is to show that conventional pHEMT device structures potentially could be used to design 2DEG-CCD delay lines or shift registers.
C. Model Comparison
The device structures modeled in this paper are novel, and thus, it is quite difficult to validate the results against conventional existing CCD data. The simulated I-V curves for a single gate and a dual gate device based on the first device structure are compared to the experimental I-V curves for a 12-gate prototype CCD [4] which has a similar device structure in an attempt to show that a relationship exists between the number of gates and the drain-source currents I DSS . These I-V curves are shown in Fig. 8 . The impact of larger numbers of gate fingers spaced along a longer channel is to reduce the current level at a given voltage bias point and soften the knee of the I-V characteristic (similar to the transition from single to dual gate FET structures). These results show that as the number of gates in the device increases, the maximum drain-source current decreases accordingly. When a single gate device is modeled, the saturation current, I DSS is approximately 48 mA, and when a dual gate structure is modeled, the I DSS reduces by 2-46 mA. Using this relationship, it was predicted that the I DSS for a 12-gate device would be approximately 24 mA, and in Fig. 8 , it is shown that this prediction is quite close to the reported experimental results.
IV. DEVICE FABRICATION
Filtronic's 0.25-µm pHEMT process was used to fabricate a CCD delay line which was based on the first device structure (Fig. 1) . The process was modified to allow for multigate structures with interelectrode recesses. These low-resistance Schottky gate structures, with silicon nitride (SiN) passivation, were fabricated on 6" GaAs wafers. These gate contacts sit in a dry-etch defined gate recess, while an excellent pinchoff uniformity is maintained by a high selectivity etch-stop layer. A multilayered surface passivation process effectively reduces dispersion in the current-voltage characteristics to a very low level. The size of the actual "CCD delay line," shown centrally in Fig. 9 , is only 100 × 50 µm, while the size of the entire test layout is 1.6 × 1.6 mm. Bias pads are located at specific points in the MMIC to allow for ease of integration with periphery devices for testing purposes. Biasing circuitry, such as decoupling capacitors and inductors, is also included. The final fabrication result is extremely accurate, as shown in Fig. 10 , where the interelectrode gap length of 1.95 µm is fabricated with just ∼0.01-µm error. Fig. 11 shows the ability of the 0.25-µm process to produce a uniform multigate structure over a large area. This is extremely important to ensure a reproducible and predictable CCD operation.
The improved layout for a 13-gate CCD delay line based on the second device structure, which has its charge-sensing circuitry (a source follower with a current source and a reset switch) located on-board the same chip, is shown in Fig. 12 , while the final fabricated device is shown in Fig. 13 . Fig. 12 . Two-dimensional layout of the 13-gate CCD delay line. The chargesensing circuitry that consists of a source follower circuit is "on-board" the same chip as the CCD. The reset transistor in the charge-sensing circuitry acts as a charge extraction device while the source follower, which has a unity gain, accurately converts the signal charge arriving at the output of the CCD to a voltage waveform. The charge will be attracted to the output ohmic contact due to the positive "floating" voltage level which exists at this ohmic gate contact, and once this signal charge has been sensed, it will then be extracted out to make way for new charge packets (Fig. 14) .
V. DC CHARACTERIZATION
The CCD described in the previous section is effectively a pHEMT with the drain and source ohmic contacts separated by three groups of independently accessed Schottky gates. It should also be noted that the drain-source contacts are separated by 12 individual gates totaling 28 µm in length from the drain to source contact. When the CCD delay line is operated as a pHEMT, this allows for the verification of the charge transfer process within the device as well as providing some insight into the device's operating characteristics such as its drain-gate and drain-source breakdown values.
A programmable power supply (HP6626A) was used to measure the dc characteristics of the CCD. Fig. 15 shows the measured current-voltage characteristics of the CCD when it is operated in "transistor mode," where all the gates are bonded together and driven from 0 to −1 V. Successive decreases in the maximum obtainable drain-source current were observed when the gates were driven with increasingly negative voltages.
VI. CONCLUSION
A detailed study and simulation of GaAs-based CCD structures have been presented. The relationship between the "potential wells" and carrier concentration in the channel, which was obtained using the quasi-2-D model, has demonstrated that 2DEG-CCD structures that were based around commercial pHEMT structures could potentially be used as delay line devices if the appropriate device structure is chosen. These 2DEG-CCD delay lines when combined with split-electrode gate structures [13] have the potential to be used to design tunable MMIC charge transversal filters, as described in [5] . He is currently a Senior R&D Engineer at Avago Technologies Malaysia, Penang. His current work focuses on high linearity power amplifiers for wireless applications. 
